HIGH SPEED CMOS - 74HC SERIES
|
| IC Number |
Description |
|
|
Quad 2-input NAND gate |
|
|
Quad 2-input NOR gate |
|
|
Hex Inverters |
|
|
Quad 2-input AND gate |
|
|
Triple 3-input NAND gate |
|
|
Triple 3-input AND gate |
|
|
Hex Schmitt Inverter |
|
|
Dual 4-input NAND gate |
|
|
Dual 4-input AND gate |
|
|
Triple 3-input NOR gate |
|
|
8-input NAND gate |
|
|
Quad 2-input OR gate |
|
|
BCD to decimal decoder |
|
|
Dual 2x2 AND/OR INVERT gate |
|
|
Dual 2x2 AND/OR gate |
|
|
Dual JK flip-flop |
|
|
Dual D-Type Flip/Flop |
|
|
Quad bistable transparent latch |
|
|
4-bit magnitude comparator |
|
|
Quad Exclusive OR gate |
|
|
4-bit binary ripple counter |
|
|
Dual JK flip-flop +S/R, pos. edge |
|
|
Dual JK flip-flop +S/R, neg. edge |
|
|
Dual retriggerable monostable |
|
|
Quad 2-input Schmitt NAND gate |
|
|
13-input NAND gate |
|
|
3 to 8 line decoder/latch (inv.) |
|
|
3 to 8 line decoder (inverting) |
|
|
Dual 2-4 decoder demultiplexer |
|
|
8 to 3 line priority encoder |
|
|
8-input multiplexer |
|
|
Dual 4-input multiplexer |
|
|
4 to 16 line decoder/demux |
|
|
Dual 2 to 4/3 to 8 line dec/demux |
|
|
Quad 2-input multiplexer/inv. |
|
|
Presettable sync. BCD counter |
|
|
Presettable sync. 4-bit counter |
|
|
Presettable sync. BCD counter |
|
|
8-bit SIPO shift register |
|
|
8-bit PISO shift register |
|
|
Quad D-Type F/F with clear |
|
|
4-bit arithmetic logic unit |
|
|
Presettable sync. BCD up/dn ctr |
|
|
Presettable sync. binary up/dn ctr |
|
|
Sync. BCD/binary up/dn counters |
|
|
4-bit bidirectional shift register |
|
|
4-bit SIPO shift register + p.load |
|
|
3 to 8 line decoder + addr latch |
|
|
3 to 8 line decoder |
|
|
Octal bus buffer with Tri-state |
|
|
Quad bidirectional tri-state buffer |
|
|
Octal bus transceiver |
|
|
8-input tri-state multiplexer |
|
|
Dual 4-input tri-state multiplexer |
|
|
Quad 2-input tri-state multiplexer |
|
|
8-bit addressable latch |
|
|
Octal D-Type Flip/flop with clear |
|
|
9-bit odd/even parity generator |
|
|
4-bit full adder with fast carry |
|
|
Digital phase-locked-loop filter |
|
|
Quad 2-input multiplexer + latch |
|
|
8-bit universal tri-state shift reg. |
|
|
8-input tri-state multiplexer+latch |
|
|
8-input tri-state multiplexer |
|
|
Octal D-Type latch with Tri-state |
|
|
Octal D-Type F/F with Tri-state |
|
|
Octal D-type flip-flop, pos. edge |
|
|
Dual BCD counter |
|
|
Dual 4-bit binary counter |
|
|
Dual retriggerable monostable |
|
|
Octal bus buffer with Tri-state |
|
|
Octal D-Type latch with Tri-state |
|
|
Octal D-Type F/F with Tri-state |
|
|
4-bit full adder with fast carry |
|
|
8-bit shift register + output reg. |
|
|
8-bit shift register + tri-state latch |
|
|
8-bit shift register+input flip-flops |
|
|
Octal bidirectional tri-state buffers |
|
|
Octal bus transceiver |
|
|
4x4 tri-state register file |
|
|
8-bit magnitutde comaprator |
|
|
Octal D-Type latch with Tri-state |
|
|
Octal D-Type F/F with Tri-state |
